In recent trends, multi-threshold CMOS technology is advancing to enhance performance of any digital circuits. By use of this technology any digital circuit makes use of both low threshold voltage (VDDL) and high threshold voltage (VDDH) MOSFETs. Propagation delay time of a circuit is reduced by using VDDL and consumption of power is reduced by using VDDH. One of the best techniques to reduce the power consumption is scaling the supply voltage VDD. In order to maintain the generational speed enhancement, the device threshold voltage VTH must also scale down with VDD. This paper proposes a low-power circuit with MTCMOS technology, simulation results shows that power consumption is reduced approximately by61.7%.
I. INTRODUCTION
In the static multi-VTH technique gates in the critical paths are designed to operate at a high-VTH in order to reduce leakage power without compromising the performance. Failure due to electro migration results in high power dissipation which directly degrades the reliability of the chip. In advancement in fabrication technology, which causes integration of more transistors in an integrated circuit, chip shrinkage becomes mandatory. As a result, the magnitude of power per unit area is growing and the accompanying problem of heat removal and cooling is worsening. To maintain the chip temperature at an acceptable level the dissipated heat must be removed effectively, the cost of heat removal and cooling becomes a significant factor in these circuits.
II. POWER DISSIPATION SOURCES
In digital complementary metal-oxide-semiconductor (CMOS) circuits [1, 2, 3] there are three sources of power dissipation namely, the dynamic power dissipation, the short-circuit power dissipation and the leakage power dissipation. The average dynamic power dissipation of the CMOS logic gate, can be calculated from the energy required to charge down the total output load capacitance to ground level and charge up the output node to VDD driven by a periodic input voltage waveform with ideally zero rise-and fall-times.
Where f CLK is the operating frequency, C load is the equivalent capacitance of the circuit; V DD is the powersupply voltage and α is the activity factor that indicates how often the circuit switches with respect to the operating frequency. A signal of finite rise and fall time applied to the input of a CMOS circuit causes the short-circuit power dissipation. Both the NMOS and the PMOS transistors conduct simultaneously for a short duration due to the finite rise and fall time of the input signal, forming the direct current path between the power-supply and ground.
For a symmetric CMOS inverter with very small capacitive load, V Tn = V Tp = V T and k n = k p = k and the input is driven with a waveform with τ rise = τ fall = τ. P (short-circuit) =1/12.k.τ. f CLK . (V DD -2VT) 3 The short-circuit power dissipation depends on the rise and fall time of the input signal. The two components of leakage current in CMOS circuit are reverse leakage current and sub-threshold leakage current is illustrated in fig.1 and fig.2 respectively. When the P-N junction between the drain and the bulk of the transistor is reversely biased the reverse diode leakage occurs. The reverse leakage current of the P-N junction is shown in the figures.
Fig.1 Reverse leakage current path in a CMOS
inverter with high input voltage Another component of leakage current is sub-threshold leakage current [4, 5, 6] , which occurs due to carrier diffusion between the drain and source regions of the transistor in weak inversion. 
III. HIGH SPEED AND LOW-POWER MULTI-THRESHOLD VOLTAGE LEVEL CONVERTER
In the static multi-VTH technique [9, 10] , gates in the critical paths are designed to operate at a high-VTH in order to reduce leakage power without compromising the performance; similarly the gates are operated at a low-VTH to maintain high performance. However in aggressive high-performance low-power circuit topologies that have several balanced critical paths, many gates cannot be slow down, hence a merger leakage reduction can be achieved.
It is a known fact that some CMOS circuits [7, 8] operate at lower supply voltages (VDDL) while other at high supply voltages (VDDH). In order to overcome static current during circuit operation level converters between the VDDL and VDDH CMOS circuits.
Several multi-threshold (Multi-VTH) level converter circuits [1,2 3] are proposed and it is compared with the conventional circuits for operating at different supply voltages (Multi-VDD).Unlike the previously published level converters that rely on feedback, the proposed level converters employ a multi-VTH CMOS technology [7, 8] in order to eliminate the static dc current. The high threshold voltage pull-up network transistors in the new level converters are directly driven by the low-swing signals without producing a static dc current problem. 
IV. CONCLUSION
The level converter offers a significant power saving and speed enhancement to the several applications including LFSR counter, by eliminating the static dc current and charge leakage existing in the CMOS circuits. The dc current paths in CMOS gates driven by low swing input signals are suppressed, as the circuit does not use any feedback path. When the circuit is optimized for power consumption in 0.18 TSMC CMOS technology, it showed significant power saving with improved speed. 
